EMOTA: an event-driven MOS timing simulator for VLSI circuits - Circuits, Devices and Systems, IEE Proceedings G
ثبت نشده
چکیده
A novel new event-driven MOS timing simulator for VLSI circuits, EMOTA, is presented. The traditional event-driven simulation scheme used in logic simulation is modified for use in this circuit level timing simulator. The fast performance is due to the result of mixing the new derived event-driven algorithm and its associated time-wheel control mechanism, together with the unidirectional nonlinear Gauss-Seidel relaxation technique to decouple the circuit equations. EMOTA allows both interactive and batch simulation modes and its input format is the same as SPICE. The simulation speed of EMOTA is shown to be more than 300 times faster than SPICE2G.5 for circuits of several hundred transistors and the simulated waveforms have acceptable accuracy.
منابع مشابه
Behavioral Modeling and Simulation of Semiconductor Devices and Circuits Using VHDL-AMS
During the past few years, a lot of work has been done on behavioral models and simulation tools. But a need for modeling strategy still remains. The VHDL-AMS language supports the description of analog electronic circuits using Ordinary Differential Algebraic Equations (ODAEs), in addition to its support for describing discrete-event systems. For VHDL-AMS to be useful to the analog design ...
متن کاملA Simple Relaxation based Circuit Simulator for VLSI Circuits with Emerging Devices
This paper presents a circuit simulator based on look-up table approach for simulation of VLSI digital circuits with emerging devices which currently cannot be simulated with existing commercial simulators. We have used a point relaxation based circuit simulator which is suitable for digital circuits. To validate our circuit simulator, we have simulated standard circuits with MOS devices of SPI...
متن کاملDigital to analogue converter based on single-electron tunnelling transistor - Circuits, Devices and Systems, IEE Proceedings [see also IEE Proceedings G- Circuits, Devices and
A digital to analogue converter (DAC) based on a single-electron tunnelling transistor (SETT) is proposed. The proposed scheme fully utilises the Coulomb blockade effect and only a SETT and n+1 capacitors are necessary for an n-bit DAC implementation. Using this scheme, a 4-bit DAC is demonstrated by means of simulation.
متن کاملMacromodeling CMOS circuits for timing simulation
A macromodeling and timing simulation technique is presented that allows fast, accurate delay calculations for CMOS circuits. This method is well suited for delay calculations of regular structure VLSI circuits, as well as circuits designed from standard cell libraries. Timing models for both logic gate and transmission gate circuit forms are developed. For logic gates, output transition time a...
متن کاملEnergy-efficient self-timed circuit design using supply voltage scaling - Circuits, Devices and Systems, IEE Proceedings [see also IEE Proceedings G- Circuits, Devices and
Abstract: Energy-efficient design for self-timed circuits is investigated. Null convention logic is employed to construct speed-independent self-timed circuits. For error-free computation, the supply voltage automatically tracks the input data rate so that the supply voltage can be kept as small as possible while maintaining the speed requirement. For error-tolerable computation, such as soft d...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2004